By Topic

Design and construction of an active periodic noise cancelling system using FPGAs

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
R. Hashemian ; Dept. of Electr. Eng., Northern Illinois Univ., DeKalb, IL, USA ; K. Golla ; S. M. Kuo ; A. Joshi

The purpose in this presentation is to design and construct a simple active periodic noise cancellation system (APNC) by using FPGAs technology. The design follows a simplified version of the waveform synthesis method, using an adaptive least mean square error technique. The simulation results show a 40 db noise reduction for the case of single frequency noise combined with its three consecutive harmonics. For the hardware implementation TI's TPC1020A FPGAs package with 2000 equivalent gates has been adopted

Published in:

Circuits and Systems, 1993., Proceedings of the 36th Midwest Symposium on

Date of Conference:

16-18 Aug 1993