Close category search window
 

A single chip high-speed M-to-B arbiter for multiple bus multiprocessor systems

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Sheth, D.G. ; Dept. of Electr. & Comput. Eng., Wayne State Univ., Detroit, MI, USA ; Alles, S. ; Mahmud, S.M.

An M-user B-server synchronous arbitration circuit is built on a single chip using NMOS technology. The VLSI layout is modular which consists of 3 basic blocks: Type-1, Type-2, and Type-3. For VLSI layout of each block, one has to perform a few interconnections in order to build M-user B-server arbiter on a single chip. We have justified this statement by building arbiters for 16-user 4-server, 4-user 2-server, and 8-user 2-server. This arbiter design on a single chip can considerably reduce the space for total arbitration circuit in any multiprocessor system. At the same time it is faster and consumes less power

Published in:
Circuits and Systems, 1993., Proceedings of the 36th Midwest Symposium on

Date of Conference: 16-18 Aug 1993

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2013 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.