Cart (Loading....) | Create Account
Close category search window
 

Multiple stuck-at fault test generation techniques for combinational circuits based on network decomposition

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Macii, E. ; Dipartimento di Autom. e Inf., Politecnico di Torino, Italy ; Wolf, T.

This paper introduces a technique to detect multiple stuck-at faults in combinational circuits. The method is based on the concept of network decomposition, and allows near optimal test generation with ease of computation for most circuits. The procedure involves breaking down complex networks into small blocks, solving the test generation problem for each of these blocks, and properly integrating the results into the complete test set for the original circuit

Published in:

Circuits and Systems, 1993., Proceedings of the 36th Midwest Symposium on

Date of Conference:

16-18 Aug 1993

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.