Multiple stuck-at fault test generation techniques for combinational circuits based on network decomposition | IEEE Conference Publication | IEEE Xplore