By Topic

High-density quaternary logic array chip for knowledge information processing systems

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Hanyu, T. ; Dept. of Electron Eng., Tohoku Univ., Sendai, Japan ; Higuchi, T.

A high-density NMOS logic array chip based on quaternary logic implemented for high-speed parallel pattern matching in a knowledge information processing system is described. The logic array can be exploited in real-time applications when the rules are fixed. Based on the appropriate quaternary coding for the contents of working memory and production memory, a double-pattern-matching algorithm for achieving a high-density chip is proposed. One of four states for 2-bit information concerning two elements of a rule is stored in a pattern-matching cell by multiple ion implants, so that the pattern-matching cell is implemented using only a single transistor. It is shown that the chip area for pattern matching is reduced by 30% compared with the corresponding binary logic array

Published in:

Solid-State Circuits, IEEE Journal of  (Volume:24 ,  Issue: 4 )