A methodology for the identification of worst-case test vectors for logical faults induced in CMOS circuits by total dose

A new methodology was developed for the identification of the worst-case combination of irradiation and postirradiation test vectors. The methodology significantly simplifies total-dose testing of CMOS VLSI devices. It also provides more accurate assessment of failure levels for such devices.<
>