Scheduled System Maintenance:
On Monday, April 27th, IEEE Xplore will undergo scheduled maintenance from 1:00 PM - 3:00 PM ET (17:00 - 19:00 UTC). No interruption in service is anticipated.
By Topic

Design of a header processor for the PSi implementation of the logical link control protocol in LANs

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Morales, F.A. ; Dept. of Electr. Eng., Texas A&M Univ., College Station, TX, USA ; Abu-Amara, H.

Fiber optic communications offer a combination of high bandwidth, low error probability, and gigabit transmission capacity. To take advantage of the data transmission rates offered by a fiber optic transmission medium, it is essential to have network processing components that can cope with these rates. One approach to removing the protocol processing bottleneck present in network layers is the PSi architecture. PSi consists of header, connection, and output processors. In this paper, we design a RISC architecture for the PSi header processor. The architecture consists of a two stage pipeline microprogrammed processor with a clock frequency of 50 Megahertz and a throughput of one million packets per second. The specific protocol for which this processor was microprogrammed is the Logical Link Control IEEE 802.2 protocol for LANs

Published in:

High Performance Distributed Computing, 1994., Proceedings of the Third IEEE International Symposium on

Date of Conference:

2-5 Aug 1994