By Topic

A phase noise reduction technique for MMIC frequency synthesizers that uses a new pulse generator LSI

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
T. Nakagawa ; NTT Radio Commun. Syst. Labs., Kanagawa, Japan ; T. Ohira

A new phase noise reduction technique has been developed for PLL frequency synthesizers. The key circuit elements have been fabricated in one LSI, and applied to a C-band MMIC frequency synthesizer. The resultant phase noise reduction of 10 dB is significant

Published in:

IEEE Transactions on Microwave Theory and Techniques  (Volume:42 ,  Issue: 12 )