By Topic

Design of a multicast packet switch architecture for ATM networks

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
R. J. Fliesser ; Dept. of Electr. & Comput. Eng., R. Mil. Coll. of Canada, Kingston, Ont., Canada ; M. H. Rahman ; H. T. Mouftah

The paper presents the design and performance evaluation of an ATM switch with multicasting capability. It consists of an input network, a copy network and an output network. The copy network consists of three non-blocking networks and two shared-memory buffers which pressure cell sequencing. It has an overflow controller which controls overflow of cells in the copy network and allows partial cell expansion. The architecture uses fully distributed control and thereby scales well to large size switches.<>

Published in:

Global Data Networking, 1993. Proceedings

Date of Conference:

12-15 Dec. 1993