By Topic

Floating point computation in SIMD massively parallel computers

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Baglietto, P. ; Genoa Univ., Italy ; Maresca, M.

This paper focuses on the computational capabilities of the processing elements (PEs) in SIMD massively parallel computers and particularly addresses the problem of the acceleration of floating point computation. In this class of parallel computers, floating point operations are usually done either through standard floating point processors, such as in the Connection Machine CM-2, or through special hardware structures built in each PE, such as in MasPar MP-1. We consider a floating point design solution based on the utilization of two fast FIFOs in each PE. We introduce the model of a PE and give a measurement of the performances of the floating point routines with no additional hardware. Then we present our solution and show how it improves the performances. Finally, we discuss the results obtained and provide some concluding remarks

Published in:

Parallel and Distributed Processing, 1993. Proceedings. Euromicro Workshop on

Date of Conference:

27-29 Jan 1993