By Topic

A finite-difference procedure for the exterior problem inherent in capacitance computations for VLSI interconnections

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Zemanian, A.H. ; Dept. of Electr. Eng., State Univ. of New York, Stony Brook, NY, USA

The computation of the capacitance coefficients of VLSI interconnection wires is an example of the exterior problem for Laplace's equation. However, the geometry is of a special sort in that the wires are associated within a thin horizontal strip, and the dielectric permittivity can vary two- or three-dimensionally only within that strip; outside that strip it varies only vertically. This leads to a novel method for solving the exterior problem wherein the medium outside the strip is replaced by a set of terminating capacitors connected to nodes on the upper and lower surfaces of the strip. As a result, the number of simultaneous equations and the corresponding computer times and memory requirements are substantially reduced. Several examples are given that exhibit the accuracy of the proposed method as compared to other extant methods. Corrections to the finite-difference analysis at the corners of the wires are included

Published in:

Electron Devices, IEEE Transactions on  (Volume:35 ,  Issue: 7 )