By Topic

A novel phase noise reduction technique for MMIC frequency synthesizers that uses newly developed pulse generator LSI

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Nakagawa, T. ; NTT Radio Commun. Syst. Labs., Kanagawa, Japan ; Ohira, T.

A novel phase noise reduction technique is proposed for PLL frequency synthesizers. The key circuits are fabricated in one LSI, and successfully applied to a C-band MMIC frequency synthesizer. The resultant phase noise reduction is a remarkable 10 dB.<>

Published in:

Microwave Symposium Digest, 1994., IEEE MTT-S International

Date of Conference:

23-27 May 1994