By Topic

Enhanced systolic arrays-a new idea

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Sarkar, S. ; Dept. of Electr. Eng., Tech. Univ. Nova Scotia, Halifax, NS, Canada

Systolic arrays with some architectural enhancement(s) are called enhanced systolic arrays (ESAs). Two promising ESAs have been briefly reviewed in this paper. One of these two ESAs, called the tagged systolic array, has been proposed by the author. These ESAs are general-purpose arrays capable of implementing different algorithms using a single array

Published in:

Electrical and Computer Engineering, 1993. Canadian Conference on

Date of Conference:

14-17 Sep 1993