Cart (Loading....) | Create Account
Close category search window
 

Input-output-buffered ATM switches with delayed backpressure mechanisms

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Badran, H.F. ; Dept. of Electr. Eng., Queen''s Univ., Kingston, Ont., Canada ; Mouftah, H.T.

This paper presents a study of the effect of the delay in the back-pressure signal in an architecture with input-output-buffering with back-pressure control, on the switch performance. The exact value of the delay depends on the specific implementation of the back-pressure mechanism and the contention resolution policy. This involves the mechanism by which the information is broadcasted to the input ports. The study demonstrates that the delay in the back-pressure signal seriously affects the switch performance, since it could result in severe cell loss at the output ports. This cell loss at the output ports can be controlled by modifying the output queue management mechanism, i.e. by incorporating additional buffering at the output ports on top of the original output queue size. The amount of this additional buffering depends on the value of the delay in the back-pressure signal, and it does not seriously affect the size of the input buffers. Higher values of delay in the back-pressure signal do not adversely affect the cell loss at the input ports. This study also investigates the overall input and output buffer allocation policies to achieve acceptable cell loss performance for architectures with delayed back-pressure mechanisms

Published in:

Electrical and Computer Engineering, 1993. Canadian Conference on

Date of Conference:

14-17 Sep 1993

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.