By Topic

Performance evaluation of different buffering schemes for balanced-gamma networks

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
K. P. Singh ; Fac. of Eng. & Appl. Sci., Memorial Univ. of Newfoundland, St. John's, Nfld., Canada ; R. Venkatesan

Most of the existing multistage interconnection networks (MINs) used in packet switch architectures are delta networks based on 2×2 switching elements. To improve the performance of these networks, a number of schemes have been studied (like buffering, back-pressure, etc). To achieve an acceptable level of throughput these networks need a lot of buffers and/or a complex replication and dilation mechanism. The amount of required buffering can be reduced by increasing the performance of the basic structure. Because they are based on 4×4 switching elements, balanced gamma (BG) and kappa networks have better performance than banyan networks. Though the throughput of these networks is quite high, still it is not sufficient to meet the asynchronous transfer mode (ATM) requirements. To further improve the throughput of these networks, buffers should be provided. This paper analyses the performance of various buffering schemes on the balanced gamma networks

Published in:

Electrical and Computer Engineering, 1993. Canadian Conference on

Date of Conference:

14-17 Sep 1993