Referenced Items are not available for this document.
In this article the ATUM traces are used to study cache system performance with different DRAM designs. The performance of the write back and the write through caches with different cache size and set associativity is discussed. The effect of the DRAM fast page mode and the precharge mode on the overall system performance has been presented. The results show that the cache systems that use DRAM with fast page or precharge design can outperform other systems that use normal DRAM design even with a 2 to 4 times larger cache size. Furthermore, the use of fast page and precharge design helps the fast cache much more than the slow cache
Published in:
Electrical and Computer Engineering, 1993. Canadian Conference on
Date of Conference: 14-17 Sep 1993
- Page(s):
- 365 - 368 vol.1
- Meeting Date :
- 14 Sep 1993-17 Sep 1993
- Print ISBN:
- 0-7803-2416-1
- INSPEC Accession Number:
- 4823623
- Conference Location :
- Vancouver, BC
- Digital Object Identifier :
- 10.1109/CCECE.1993.332332
- Product Type:
- Conference Publications
About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies
A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2013 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.
