By Topic

Optimum design of distributed power-FET amplifiers. Application to a 2-18 GHz MMIC module exhibiting improved power performances

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
M. Campovecchio ; Inst. de Recherche en Commun. Opt. et Microondes, CNRS, Limoges, France ; B. Le Bras ; M. Lajugie ; J. Obregon

A suitable and effective design method of distributed power amplifiers, based on the optimum FET load requirement for power operation, is proposed in this paper. An analytical determination of the gate and drain line characteristic admittances provides both the initial values and right directions for an optimum design. The best trade-offs between wide band and high power operation have been investigated. To validate the method, a FET amplifier demonstrator with a gate periphery of 1.2 mm has been manufactured at the Texas Instruments foundry. The MMIC amplifier demonstrated state of the art power density performance of 340 mW/mm over the 2-18 GHz band associated with 14.2% power added efficiency, 26.5% drain efficiency and 26.1 dBm output power at 1 dB compression in CW operation.<>

Published in:

Microwave and Millimeter-Wave Monolithic Circuits Symposium, 1994. Digest of Papers., IEEE 1994

Date of Conference:

22-25 May 1994