A new fault tolerant multipipeline array architecture and its diagnosis/reconfiguration algorithm is presented. This multipipeline array design methodology is characterized by constant, fault distribution independent interstage path lengths. Other features include a low hardware overhead and a high survival rate when it is compared to existing approaches
Published in:
Computer Design: VLSI in Computers and Processors, 1994. ICCD '94. Proceedings., IEEE International Conference on
Date of Conference: 10-12 Oct 1994