We are currently experiencing intermittent issues impacting performance. We apologize for the inconvenience.
By Topic

Impact of distributed gate resistance on the performance of MOS devices

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Razavi, B. ; AT&T Bell Labs., Holmdel, NJ, USA ; Ran-Hong Yan ; Lee, K.F.

This paper describes the impact of gate resistance on cut-off frequency (fT), maximum frequency of oscillation (fmax ), thermal noise, and time response of wide MOS devices with deep submicron channel lengths. The value of fT is proven to be independent of gate resistance even for distributed structures. An exact relation for fmax is derived and it is shown that, to predict fmax, thermal noise, and time response, the distributed gate resistance can be divided by a factor of 3 and lumped into a single resistor in series with the gate terminal

Published in:

Circuits and Systems I: Fundamental Theory and Applications, IEEE Transactions on  (Volume:41 ,  Issue: 11 )