By Topic

Designing interconnection buses in VLSI and WSI for maximum yield and minimum delay

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Koren, I. ; Dept. of Electr. & Comput. Eng., Massachusetts Univ., Amherst, MA, USA ; Koren, Z. ; Pradhan, D.K.

Exact expressions for the yield of an interconnection bus as a function of its physical dimensions and the parameters and distribution of the possible open-circuit and short-circuit defects are derived. The effect of introducing redundancy into the bus is examined and the optimal layout of a given bus (with and without redundancy) is obtained. Any change in the layout of a bus may affect the propagation delay of the bus and, as a consequence, the performance of the VLSI chip. Hence, the delay of the designed bus in addition to its yield must be taken into account when determining the final layout of the bus. Both yield and delay are discussed through several numerical examples.<>

Published in:

Solid-State Circuits, IEEE Journal of  (Volume:23 ,  Issue: 3 )