By Topic

Direct synthesis of hazard-free asynchronous circuits from STGs based on lock relation and MG-decomposition approach

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Kuan-Jen Lin ; Inst. of Electr. Eng., Nat. Taiwan Univ., Taipei, Taiwan ; Jih-Wen Kuo ; Chen-Shang Lin

A new realization algorithm is proposed to synthesize asynchronous hazard-free circuits directly from signal transition graphs (STGs) with underlying free-choice Petri nets. Based on a signal lock relation and MG-decomposition approach, the synthesis method does not use state diagrams and thereby maintains problem size polynomially proportional only to the number of signals. Moreover, the synthesized circuits are guaranteed to be hazard-free under unbounded gate-delay mode without any post-realization analysis and modification. A sufficient condition for hazard-free realization is also derived based on the signal lock relation in STGs. The high-levelness of this condition allows easier manipulation of the specification for realizability. The proposed direct-synthesis algorithm has been shown successful on over thirty academic and industrial examples

Published in:

European Design and Test Conference, 1994. EDAC, The European Conference on Design Automation. ETC European Test Conference. EUROASIC, The European Event in ASIC Design, Proceedings.

Date of Conference:

28 Feb-3 Mar 1994