Scheduled System Maintenance:
Some services will be unavailable Sunday, March 29th through Monday, March 30th. We apologize for the inconvenience.
By Topic

Implementation of a CORDIC processor for CFFT computation in gallium arsenide technology

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Sarmiento, R. ; Centro de Microelectron. Aplicada, Univ. de Las Palmas de Gran Canaria, Spain ; Eshraghian, K.

In this paper the architecture and the implementation of a complex fast Fourier transform (CFFT) processor using 0.8 μm gallium arsenide technology is presented. The processor is based upon the CORDIC algorithm in which elementary functions use only add and shift operations instead of the more conventional multiply and add hardware. In this architecture functional primitives were designed and extensively simulated taking into account process variations and in particular up to ±3σ of threshold voltage variation. Issues pertaining to the design of a 1024 point CFFT processor with 16 bit data and operating up to 1 GHz are discussed

Published in:

European Design and Test Conference, 1994. EDAC, The European Conference on Design Automation. ETC European Test Conference. EUROASIC, The European Event in ASIC Design, Proceedings.

Date of Conference:

28 Feb-3 Mar 1994