By Topic

A study of undetectable non-feedback shorts for the purpose of physical-DFT

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
McGowen, R. ; Dept. of Comput. Eng., California Univ., Santa Cruz, CA, USA ; Ferguson, F.J.

Undetectable shorts may decrease the long term reliability of a circuit, cause intermittent failures, add noise or delay, or increase test pattern generation costs. This paper describes the undetectable nonfeedback shorts that are likely to occur in standard cell implementations of the ISCAS'85 combinational test circuits. For ten layouts of each circuit, all shorts between adjacent wires were extracted and the undetectable ones analyzed. We found that approximately 0.4% are undetectable and that nearly half of these can be easily predicted before the physical layout of the circuit is generated. Since only a small percentage of the shorts are undetectable, and many of the undetectables are easily identifiable, it appears that it is possible to reduce the likelihood, or completely eliminate, the occurrence of a large portion of these shorts by incorporating design-for-test strategies into routing software

Published in:

European Design and Test Conference, 1994. EDAC, The European Conference on Design Automation. ETC European Test Conference. EUROASIC, The European Event in ASIC Design, Proceedings.

Date of Conference:

28 Feb-3 Mar 1994