By Topic

Cell height driven transistor sizing in a cell based module design

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
How-Rern Lin ; Dept. of Comput. Sci., Tsing Hua Univ., Hsin Chu, Taiwan ; Ching-Lung Chou ; Yu-Chin Hsu ; Ting-Ting Hwang

We consider the transistor sizing problem in a module layout which consists of several rows of automatically generated leaf cells based on a new layout style proposed by Hwang et al. (1991). The sizing is performed in two levels. At the module level, a leaf cell is chosen based on a height slack (usable area) and timing slack. At the cell level, the cell is sized based on a width constraint imposed from the module level. The problem of sizing a cell is formulated as a nonlinear program. The objective is to minimize the difference of actual arrival time and the required time of all output nodes simultaneously. A benchmarking process has been conducted at both cell level and module level. Experiments on a set of cells show that on the average over 25% performance improvement is obtained by using 0.06% more area. Moreover, for a leaf cell with multiple outputs, the sizer can indeed simultaneously make the arrival time of all output nodes close to the required time. Results of a module level experiment show that using height slack the maximum delay of the circuit can be reduced up to 17.7% without area penalty for the example shown

Published in:

European Design and Test Conference, 1994. EDAC, The European Conference on Design Automation. ETC European Test Conference. EUROASIC, The European Event in ASIC Design, Proceedings.

Date of Conference:

28 Feb-3 Mar 1994