Cart (Loading....) | Create Account
Close category search window

A reduced-swing data transmission scheme for resistive bus lines in VLSIs

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Ikeda, M. ; Dept. of Electr. Eng., Tokyo Univ., Japan ; Asada, K.

An optimal design method of on-chip communication circuits is presented, where a reducing signal swing scheme is employed using termination resistors and sense amplifiers. Although this method treats distributed capacitance and resistance in bus lines as lumped elements, it is demonstrated that the error introduced is small. With an optimum circuit designed by this method, a low power design compared with the conventional buffer-chained circuit is realized without changing system level design in the ASIC as well

Published in:

European Design and Test Conference, 1994. EDAC, The European Conference on Design Automation. ETC European Test Conference. EUROASIC, The European Event in ASIC Design, Proceedings.

Date of Conference:

28 Feb-3 Mar 1994

Need Help?

IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.