Cart (Loading....) | Create Account
Close category search window
 

Design of a real time geometric classifier

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Robert, M. ; Univ. Montpellier II, France ; Gorria, P. ; Miteran, J. ; Turgis, S.

Summary form only given. The authors present the design of a real time parallel processor for classification adapted to image processing. They propose a geometric classification method allowing the use of a large number of parameters and ensuring a high decision speed. In their classification approach, two phases have to be considered: the training phase, which partitions the attribute space in characterizable regions by using a set of upper and lower limits (hypercube), hence, this set of limits defines a stress polytope, such that all the points of a polytope belong to the same class; and the decision phase, which compares an attribute vector to a set of lower and upper limits, that is, the polytope limits. These comparisons are made in parallel and in a synchronous way on every limit, every polytope and every parameter in one clock cycle. This classification operator has been integrated in the form of a full custom circuit developed in a CMOS 1.2 μm process (area 29 mm2). This powerful processor ia able to classify a point in less than 100ns. A comparison with a standard cell and an FPGA implementation (Xilinx XC4005) is made : it is shown that taking into account the reprogramming facilities of the SRAM based FPGAs, it is possible to implement a flexible reconfigurable classifier in a field programmable gate array

Published in:

European Design and Test Conference, 1994. EDAC, The European Conference on Design Automation. ETC European Test Conference. EUROASIC, The European Event in ASIC Design, Proceedings.

Date of Conference:

28 Feb-3 Mar 1994

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.