By Topic

An adaptive line equalizer VLSI using digital signal processing

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
M. Ishikawa ; Electr. Commun. Labs., NTT, Kanagawa, Japan ; Y. Tanaka ; T. Kimura

Architecture and performance characteristics of an adaptive line equalizer VLSI needed to provide digital subscriber loop transmission at hundreds of kilobits per second are described. A wide automatic gain control (AGC) dynamic range and precise and quick adjustment are required for adaptive equalization. Considering these demands and advances in VLSI technology, a single-chip multiprocessor VLSI composed of a high-speed filtering processor, control processors, and a digital phase-locked loop (DPLL) has been developed using 1.5- mu m CMOS technology. The VLSI uses highly parallel processing, powerful instructions for equalization, and a rising edge detection DPLL. The chip can automatically equalize line loss of over 45 dB and cancel bridged-tap echoes up to four time slots after signal pulses at a 320-kb/s line bit rate.<>

Published in:

IEEE Journal of Solid-State Circuits  (Volume:23 ,  Issue: 3 )