By Topic

Finite state machine trace analysis program

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Palnitkar, A. ; Sun Microsystems Inc., Mountain View, CA, USA ; Saggurti, P. ; Ser-Hou Kuang

We describe a novel approach to verify finite state machines. We describe the finite stale machine (FSM) trace analysis tool that analyzes run time traces of finite state machines while the FSMs are being simulated and reports to the user information about state transitions and arcs traversed. During the flow this tool creates a separate Verilog monitor routine for each FSM in the design and these monitor routines print out the necessary information. Therefore, this tool is useful for all Verilog FSM designers because they do not have to include arc monitoring in their Verilog code when writing the FSMs. The FSM analysis tool is integrated well into the Verilog/Synopsys design methodology

Published in:

Verilog HDL Conference, 1994., International

Date of Conference:

14-16 Mar 1994