By Topic

Performance of In0.53Ga0.47As and InP junction field-effect transistors for optoelectronic integrated circuits. I. Device analysis

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
D. C. W. Lo ; Univ. of Southern California, Los Angeles, CA, USA ; S. R. Forrest

The authors have developed an analytical model to study In0.53Ga0.47As and InP junction field-effect transistors (JFETs) for use in InP-based optoelectronic integrated circuits (OEICs). This model includes the effects of channel resistance and band-to-band tunneling. The agreement between the calculations and experimental results supports the validity of the model. The authors discuss the optimum design for these JFETs and compare their performance quantitatively. In order to prevent device performance from being degraded by the effects of tunneling, the optimum channel dopings of In 0.53Ga0.47As and InP JFETs are found to be 7×1016 and 5×1017 cm-3, respectively. In0.53Ga0.47As JFETs not operated in the tunneling regime show at least a 40% higher efficiency than InP JFETs in terms of the power dissipated per transconductance. The authors conclude that In0.53Ga0.47As JFETs are well suited for very-high-density monolithic integration, where power efficiency must be high

Published in:

Journal of Lightwave Technology  (Volume:7 ,  Issue: 6 )