Close category search window
 

Selective victim caching: a method to improve the performance of direct-mapped caches

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Stiliadis, D. ; Dept. of Comput. Eng., California Univ., Santa Cruz, CA, USA ; Varma, A.

Victim caching was proposed by Jouppi (1990) as an approach to improve the miss rate of direct-mapped caches. This approach augments the direct-mapped main cache with a small fully-associate cache, called victim cache, that stores cache blocks evicted from the main cache as a result of replacements. The authors propose and evaluate an improvement of this scheme, called selective victim caching. In this scheme, incoming blocks into the first-level cache are placed selectively in the main cache or the victim cache by the use of a prediction scheme based on their past history of use. In addition, interchanges of blocks between the main cache and the victim cache are also performed selectively. The authors show that the scheme results in significant improvements in miss rate as well as the number of interchanges between the two caches, for both small and large caches (4 Kbytes-128 Kbytes). For example, simulations with four instruction traces from the SPEC Release 1 programs showed an average improvement of approximately 20 percent in miss rate over simple victim caching for a 16 K cache with a block size of 32 bytes; the number of blocks interchanged between the main and victim caches reduced by approximately 74 percent. Implementation of the scheme in an on-chip processor cache is described.<>

Published in:
System Sciences, 1994. Proceedings of the Twenty-Seventh Hawaii International Conference on  (Volume:1 )

Date of Conference: 4-7 Jan. 1994

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2013 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.