By Topic

A 1920(H)×1035(V) pixel high-definition CCD image sensor

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)
Oda, E. ; NEC Corp., Kanagawa, Japan ; Nagano, K. ; Tanaka, T. ; Mutoh, N.
more authors

A 1920(H)×1035(V)-pixel high-definition CCD (charge-coupled-device) image sensor compatible with an 1125-scanning-lines and 16:9 aspect-ratio television system is described. The device basically uses an interline scheme with a vertical overflow drain. To maintain 74.25-MHz ultrahigh-data-rate operation, the device adopts a dual-channel configuration for the horizontal CCD (H-CCD) register. To accomplish both vertical signal charge transfer in the vertical CCD (V-CCD) register and signal charge distribution from the V-CCD registers into the dual-channel horizontal CCD registers simultaneously within a 3.77-μs short horizontal blanking period, a one-horizontal-period signal storage memory electrode and optical black memory are introduced. Bipolar buffer transistor chips are hybridized in the same package as the device, so as to reduce parasitic capacitance at CCD output terminals and maintain a wide-bandwidth operation. The device operates successfully and 1000-TV-line limiting resolution was obtained for both vertical and horizontal directions. Total random noise was evaluated to be 41 electrons. Dynamic range reached 66 dB. Signal-to-noise ratio for a black/white (B/W) camera was 51.5 dB under F4.0 and 2000-lux illumination conditions

Published in:

Solid-State Circuits, IEEE Journal of  (Volume:24 ,  Issue: 3 )