By Topic

A new representation for programmable logic arrays to facilitate testing and logic design

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Jing-Jou Tang ; Dept. of Electr. Eng., Nat. Cheng Kung Univ., Tainan, Taiwan ; Kuen-Jong Lee ; Bin-Da Liu

Presents a new graph model and an associated set of operations for representing programmable logic arrays (PLAs). Through this graph model, most realistic PLA faults, including crosspoint, stuck-at, break and bridging faults, can be modeled. The work of diagnosis and test generation is thus simplified. Also, many logic design problems, such as folding, minimization and decomposition, can be done using this representation.<>

Published in:

TENCON '93. Proceedings. Computer, Communication, Control and Power Engineering.1993 IEEE Region 10 Conference on  (Volume:1 )

Date of Conference:

19-21 Oct. 1993