Close category search window
 

Using dataflow principle to exploit restricted AND-parallelism in logic programs

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Kang Zhang ; Dept. of Comput., Macquarie Univ., Sydney, NSW, Australia

To improve the execution speed of logic programs, exploiting parallelism has proved promising. The paper presents a scheme supporting Restricted AND-parallelism improved over a previous scheme by exploiting more parallelism. The scheme is based on dataflow computation and implemented in a non-shared execution model, and thus taking advantages of distributed binding results. Comparison with the previous scheme is discussed and some examples given

Published in:
TENCON '93. Proceedings. Computer, Communication, Control and Power Engineering.1993 IEEE Region 10 Conference on

Date of Conference: 19-21 Oct 1993

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2013 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.