By Topic

Analyzing cache performance on multi-stream execution processor

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Chih-Zong Lin ; Dept. of Comput. Sci. & Inf. Eng., Nat. Chiao Tung Univ., Hsinchu, Taiwan ; Chien-Chao Tseng ; Chung-Ping Chung

In this paper, effect of multi-stream (or multithreaded) execution on the performance of cache system is presented. Parameters considered include cache size, line size, set associativity, and unification of instruction/data. The results presented in this paper can be used when designing a multithreaded processor system.<>

Published in:

TENCON '93. Proceedings. Computer, Communication, Control and Power Engineering.1993 IEEE Region 10 Conference on  (Volume:1 )

Date of Conference:

19-21 Oct. 1993