By Topic

Automated generation of DSP program development tools using a machine description formalism

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
A. Fauth ; Tech. Univ. Berlin, Germany ; A. Knoll

The authors introduce a retargetable microcode generator for application specific digital signal processors (ASDSPs). The primary goal is to provide quickly system architects with the set of tools necessary for program development (assemblers, instruction set simulators, debuggers, and compilers), particularly when the processor architecture is refined simultaneously with the algorithm. After a modification of the architecture, only the machine description written in the language nML must be altered; the tools are then produced automatically. The machine description need not explicitly list every possible instruction in full length. Instead, a derivation tree is described. Through the extensive use of inheritance and sharing of properties, this description can be very compact. Based on the latter, the recognition of critical data paths and the analysis of machine inherent parallelism is solely performed by the tool generator.<>

Published in:

Acoustics, Speech, and Signal Processing, 1993. ICASSP-93., 1993 IEEE International Conference on  (Volume:1 )

Date of Conference:

27-30 April 1993