By Topic

Simulation of a simple loss/delay priority scheme for shared memory ATM fabrics

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)

We report simulation results on the performance benefits associated with a mixed threshold-based loss priority and non-preemptive strict delay priority schedule for a shared memory ATM DMUX based on a hierarchically growable architecture. Good service discrimination between groups of CBR and VBR sources are achieved by using just a few levels of loss/delay priority service discriminators. The simulations, based on realistic traffic scenarios, indicate that loss priority thresholds combined with strict delay priority are simple, flexible, and resourceful cell handling scheme to be implemented in the first generation of ATM switches and multiplexers

Published in:

Global Telecommunications Conference, 1993, including a Communications Theory Mini-Conference. Technical Program Conference Record, IEEE in Houston. GLOBECOM '93., IEEE

Date of Conference:

29 Nov-2 Dec 1993