By Topic

Analog VLSI implementations of auditory wavelet transforms using switched-capacitor circuits

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Jyhfong Lin ; Cirrus Logic Inc., Fremont, CA, USA ; Wing-Hung Ki ; T. Edwards ; S. Shamma

A general scheme for the VLSI implementations of auditory wavelet transforms is proposed using switched-capacitor (SC) circuits. SC circuits are well suited for this application since the dilation constant across different scales of the transform can be precisely implemented and controlled by both the capacitor ratios and the clock frequency. The hardware implementations are made possible by several new circuit designs. Specifically, extremely area-efficient designs are presented to implement very large time-constant filters used to process speech and other acoustic signals. The designs employ a charge differencing technique to reduce significantly the capacitance spread ratios needed in the filter banks. Also, a parasitic-insensitive sum-gain amplifier is designed which samples several inputs at the same phase. The proposed circuits have been fabricated using a 2 μm CMOS n-well process with double polysilicon and double metal. In addition, a 32-channel prototype filter bank (each channel is a 6th order transfer function), covering a frequency range from 0.2 to 6.4 kHz which includes 36 biquads, 32 sum-gain amplifiers and a preemphasis highpass filter, is implemented on a 4.6×6.8 mm2 die. The IC measurement results of the proposed circuits and the filter bank show the advantages of such new designs

Published in:

IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications  (Volume:41 ,  Issue: 9 )