Cart (Loading....) | Create Account
Close category search window

CMOS inter-chip interconnection circuit using high-T/sub c/ superconducting tunnel junctions and interconnections

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Ghoshal, U. ; MCC Superconductivity Program, Austin, TX, USA

The analysis of a possible low-voltage CMOS interconnection circuit utilizing high-T/sub c/ superconducting tunnel junctions (TJs) and interconnections for very-high-speed interchip communication at low temperatures (4-77 K) is presented. The circuit uses tunnel junctions as diodes to clip voltage swings between well-controlled levels defined by the energy gaps of the high-T/sub c/ materials. The circuit dissipates five to eight times less power than conventional designs, produces very small current transients, and has good immunity to noise from input voltage fluctuations, crosstalk, and simultaneous switching of drivers.<>

Published in:

Electron Device Letters, IEEE  (Volume:10 ,  Issue: 8 )

Date of Publication:

Aug. 1989

Need Help?

IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.