By Topic

N-channel depletion-mode InP FET with enhanced barrier height gates

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Iliadis, A.A. ; Dept. of Electr. Eng., Maryland Univ., College Park, MD, USA ; Lee, W. ; Aina, O.A.

The fabrication of an n-channel depletion-mode InP field-effect transistor (FET) with enhanced barrier height gates, using a surface passivation technique that substantially increases the barrier height ( Phi /sub b/=0.83 eV) of InP, is reported. The transistors demonstrate characteristics with excellent pinch-off, flat saturation, transconductance in the range of 60-68 mS/mm, and no indication of the onset of breakdown for drain-source biases in excess of 35 V. They are shown to be highly stable, with no observable drain current drift over a period of more than 24 h of testing under DC bias. The high stability and performance of these devices demonstrate the potential for the gate metallization of InP.<>

Published in:

Electron Device Letters, IEEE  (Volume:10 ,  Issue: 8 )