Close category search window
 

Behavioral synthesis for FPGA-based computing

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Schmit, H. ; Dept. of Electr. & Comput. Eng., Carnegie Mellon Univ., Pittsburgh, PA, USA ; Amstein, L. ; Thomas, D. ; Lagnese, E.

We describe how a behavioral synthesis system can be used to create designs for FPGA-based computing systems directly from a specification of the desired algorithm. This higher level of specification reduces design times and design errors. Our target hardware is called the Rasa Board and is composed of three Xilinx FPGAs interconnected with Aptix Field Programmable Interconnect Chips. We address two significant challenges in this research effort: the synthesis of multiple FPGA designs, and the improvement of the design through designer interaction

Published in:
FPGAs for Custom Computing Machines, 1994. Proceedings. IEEE Workshop on

Date of Conference: 10-13 Apr 1994

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2013 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.