By Topic

Modeling of the MOS transistor for high frequency analog design

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
P. J. V. Vandeloo ; IMEC, Katholieke Univ. Leuven, Belgium ; W. M. C. Sansen

A high-frequency (HF) small-signal model is presented that is capable of describing accurately the MOS transistor (in saturation) at frequencies beyond the cutoff frequency. The model is carefully compared to other models. It is shown how all the circuit elements of the model can be measured. This measurement method uses S-parameter measurements, computer-controlled calibration techniques of the test setup and network analyzer, mathematical transformations of the S -parameters to other linear parameters, and extraction routines to fit the data towards the HF model. The model is finally used in the design of an HF optical transconductance amplifier to prove that this model is much more accurate than the classical models at higher frequencies

Published in:

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems  (Volume:8 ,  Issue: 7 )