By Topic

Analysis and proposal of signature circuits for LSI testing

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Iwasaki, K. ; Hitachi Ltd., Tokyo, Japan

A novel signature analysis method for LSI testing using multiple-input signature registers (MISRs) is presented. First, the double-bit and triple-bit error-detecting probabilities are analyzed theoretically in the case in which a single MISR defined by a primitive polynomial is used for a signature circuit. Second, to enhance the capability of detecting multiple errors contained in testing patterns, signature circuits are proposed that use multiplexed MISRs based on Reed-Solomon codes. It is proved that d-times multiplexed MISR can detect up to d symbol errors. Third, to reduce the amount of testing time, other signature circuits are proposed that use bit-width compression based on random error-detecting codes and multiplexed MISRs

Published in:

Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on  (Volume:7 ,  Issue: 1 )