Cart (Loading....) | Create Account
Close category search window

A technique for the design of microprocessor memory systems

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Cupal, J.J. ; Dept. of Electr. Eng., Wyoming Univ., Laramie, WY, USA

A systematic technique for the design of the chip select logic for microprocessor memory systems is given. In this technique, a memory table must be completed that shows the logic levels on each address line required to place every device (RAM, ROM, and I/O ports) at their desired locations in memory space. The memory table helps a designer visualize the system requirements and properly design the address decoding logic. The possibilities of bus contention can easily he recognized and avoided either by hardware or use of proper device locations in software. The technique is also a useful analysis tool

Published in:

Education, IEEE Transactions on  (Volume:37 ,  Issue: 3 )

Date of Publication:

Aug 1994

Need Help?

IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.