A test structure is described which can be used to optimize the focus of wafer steppers. Simulation is used to examine the effect that some of the design parameters have on the sensitivity of the structure. Finally some practical measurements are presented
Published in:
Semiconductor Manufacturing, IEEE Transactions on
(Volume:7
,
Issue:
3
)
Date of Publication: Aug 1994