By Topic

A reachability synthesis procedure for discrete event systems in a temporal logic framework

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Lin, Jing-Yue ; Dept. of Electr. Eng., Ottawa Univ., Ont., Canada ; Ionescu, D.

A temporal logic model is introduced to the modeling and design of discrete event systems. Within such a model, the relationship between the reachability of states and the validity of formulas is given to provide a basis for the composition and synthesis of discrete event systems in a temporal logic framework. The composition of temporal logic models is accomplished by formulating a temporal logic model as a process algebra and defining projection applications within the temporal logic models. Procedures are developed for reachability synthesis and a controller logic model is designed to ensure that the required behavior of the system is met. An example of a system of read-write processes is demonstrated to illustrate the novelty of this approach

Published in:

Systems, Man and Cybernetics, IEEE Transactions on  (Volume:24 ,  Issue: 9 )