By Topic

MOS flat-band capacitance method at low temperatures

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
C. -L. Huang ; Center for Electron. & Mater. Processes, Pennsylvania State Univ., University Park, PA, USA ; G. S. Gildenblat

The expression CFB=Cox×(εsi /LD)/[Cox+(εsi /LD)] (where LD is the Debye length), commonly used for the flatband capacitance of the MOS structure, is invalid in the temperature range below 100 K. Consequently, significant error may be encountered when the flatband capacitance method is used to extract the flatband voltage, V FB, which is of considerable interest for both the modeling and characterization of MOS devices. To extend this method to low-temperature CMOS applications one has to use a more general model that can be obtained by applying Fermi-Dirac statistics and taking into account the impurity freeze-out effect. It is shown that when the temperature dependence of VFB is extracted using this approach, the experimental data for n+ polysilicon gate MOS capacitors are in good agreement with a simple method

Published in:

IEEE Transactions on Electron Devices  (Volume:36 ,  Issue: 8 )