Referenced Items are not available for this document.
Data from 4-Mb and 16-Mb memory chips show that a new method is required to predict the yield of very large memory chips with redundant word and bit lines. A model developed to do this indicates that gigabit memory chips, with a yield of less than 90%, may be less productive than 256-Mb "cut-down" chips.<
Published in:
Electron Devices Meeting, 1992. IEDM '92. Technical Digest., International
Date of Conference: 13-16 Dec. 1992
- Page(s):
- 189 - 192
- Meeting Date :
- 13 Dec 1992-16 Dec 1992
- ISSN :
- 0163-1918
- Print ISBN:
- 0-7803-0817-4
- INSPEC Accession Number:
- 4730551
- Conference Location :
- San Francisco, CA, USA
- Digital Object Identifier :
- 10.1109/IEDM.1992.307339
- Product Type:
- Conference Publications
About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies
A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2013 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.
