By Topic

Testing two-phase transition signaling based self-timed circuits in a synthesis environment

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Kudva, P. ; Dept. of Comput. Sci., Utah Univ., Salt Lake City, UT, USA ; Akella, V.

The problem of testing self-timed circuits generated by an automatic synthesis system is studied. Two-phase transition signaling is assumed and the circuits are targeted for an asynchronous macromodule based implementation. The partitioning of the circuits into control blocks, function blocks, and predicate (conditional) blocks, originally conceived for synthesis purposes, is found to be very elegant and appropriate for test generations. The problem of data dependent control flow is solved by introducing a new macromodule called SCANSELECT (SELECT with scan). Algorithms for test generation are based on the Petri-net like representation of the physical circuit. The techniques are illustrated on the high-level synthesis system called SHILPA being developed by the authors. An important contribution of the paper is the technique to test both datapath and control parts of self-timed circuits on a unified framework by adapting existing algorithms for testing synchronous circuits

Published in:

High-Level Synthesis, 1994., Proceedings of the Seventh International Symposium on

Date of Conference:

18-20 May 1994