By Topic

Development of digital readout buffer schemes for silicon strip detectors at SDC

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
K. Shankar ; Rutherford Appleton Lab., Chilton, UK ; N. Kundu ; R. Nickerson

Summary form only. A 64-channel chip has been fabricated on a nonrad-hard CMOS 1.5 μ process. This chip consists of an event driven level 1 buffer for storing data from a beam crossing while its level 1 trigger decision is being made. Once the level 1 trigger decision has been made, the data are compressed into channel-encoded addresses and serially transmitted out of the chip. This chip also includes a separate module to determine at every beam crossing whether there is a single hit or a pair of hits or multiple hits on the 64 inputs. This information could be used for a level one trigger decision. The main aim of this chip is to understand the steps involved in designing a chip for silicon strip detectors at SDC and to test the event driven readout scheme

Published in:

Nuclear Science Symposium and Medical Imaging Conference, 1992., Conference Record of the 1992 IEEE

Date of Conference:

25-31 Oct 1992