Cart (Loading....) | Create Account
Close category search window
 

Design considerations of CMOS VLSI for KEK B-factory silicon microvertex detector

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

7 Author(s)

Design studies on a front-end CMOS amplifier for a silicon strip detector of the KEK B-factory experiment are described in terms of circuit characterization, and prototype fabrication and evaluation. Extrapolating the prototype performance to the B-factory design, the authors estimated the equivalent noise charge of 1000 electrons at 20 pF with an nMOS input FET. A pipeline analog memory, a built-in gain stage, and a flip-chip assembly were key elements of the design

Published in:

Nuclear Science Symposium and Medical Imaging Conference, 1992., Conference Record of the 1992 IEEE

Date of Conference:

25-31 Oct 1992

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.