By Topic

Parallel computation of neural networks in a processor pipeline with partially shared memory

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Okawa, Y. ; Osaka Univ., Japan ; Suyama, T.

A new parallel architecture of a processor pipeline is proposed. It is a linearly connected processor via dual bank switchable memory blocks. A layered neural network with the backpropagating error algorithm is adopted as a benchmark test. The essential part of the algorithm is multiplication of a matrix with a vector. A few additional data transfer operations are necessary. An experimental system is built, and several measurements are made. These prove the feasibility of the proposed architecture in some fields of practical application

Published in:

Neural Networks, 1993., IEEE International Conference on

Date of Conference: